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A new class of architecture for all-digitM phase-locked loops (DPLL's) is pre-
sented in this article. These architectures, referred to as parallel DPLL (PDPLL),
employ multirate digital filter banks (DFB's) to track signals with a lower process-
ing rate than the Nyquist rate, without reducing the input (Nyquist) bandwidth.
The PDPLL basically trades complexity for hardware-processing speed by intro-
ducing parallel processing in the receiver. It is demonstrated here that the DPLL
performance is identical to that of a PDPLL for both steady-state and transient be-
havior. A test signal with a time-varying Doppler characteristic is used to compare
the performance of both the DPLL and the PDPLL.
I. Introduction and Background
Implementation of wideband phase-locked loops
(PLL's) has various applications in the areas of ranging,
navigation, communications, and many other fields, where
it is desirable to coherently track a continuous waveform
(CW) signal with a particular Doppler profile. Such sce-
nari_ arise in Earth-orbiting satellites or in deep space
links where a satellite or a probe is capable of transmit-
ting signals in various channels (all within the same band)
spanning a few hundred megahertz. Currently, superwide
PLL's with a front-end bandwidth in the neighborhood of
a gigahertz are implemented using analog devices as the
digital technology is not mature enough to operate at these
high clock rates. Digital PLL's, implemented with comple-
mentary metal-oxide semiconductor (CMOS) or gallium
arsenide (GaAs) technologies, can operate at 100 MHz,
hence covering a 50-MHz bandwidth at best.
For example, consider the Block V receiver 1 which sam-
ples the signal at 160 MHz and then processes these sam-
ples at 80 MHz. In order to cover the 100-MHz allocated
bandwidth at X-band, preselect filters (see Fig. 1) are used
to downconvert a portion of the spectrum to the appro-
priate intermediate frequency (IF) for digitization. If the
Doppler rate were to span a bandwidth larger than the
z Block V Receiver, Subsystem Design Review, JPL D-7420 (internal
document), Jet Propulsion Laboratory, Pasadena, CaJifornia, June
1992.
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preselect filter, the receiver would have to be reset in the
middle of a track and then restarted with the output of
a different preselect filter. In the future when the DSN
operates at Ka-band (33 GHz), the allocated bandwidth
will be about 500 MHz and more preselect filters will be
required. The Doppler rates at Ka-band can easily reach
1 kHz/sec (the Mars Observer spacecraft experiences a
two-way Doppler of 800 Hz/sec in the Ka-band Link Ex-
periment) requiring Doppler tuning using predicts to cen-
ter the signal in the passband of the appropriate preselect
filter.
Advancements in high-speed digital integrated circuit
technology enable high-end data acquisition systems to
sample signals in excess of hundreds of megahertz. How-
ever, digital signal-processing operations (such as filtering,
mixing, etc.) of these samples are still not cost-effective
and sometimes not even feasible at these rates. A survey
of technology (as of December 1991) was performed for
high-speed state-of-the-art signal-processing hardware, as
shown in Table 1. The total power consumed by these
high-speed circuits is excessive, thereby requiring large
heat sinks and specially designed boards for proper heat
conduction and dissipation. Furthermore, to develop digi-
tal hardware at speeds around 100 MHz, it becomes neces-
sary to use extremely accurate scopes and test equipment
that could be another major cost-bearing investment on
the part of the developer. Naturally one wonders whether
it is possible to devise architectures that can employ a low-
power CMOS that, at its best, can be clocked at a speed
of 75 MHz or lower. This would significantly reduce the
cost of development, the cost of the components, and that
of the end product as a whole.
This article focuses on a new class of wideband all-
digital PLL (DPLL) architectures that employ parallel
signal-processing techniques to reduce the processing rate
to below the Nyquist rate, while still maintaining a super-
wide front-end bandwidth. As an example, a CW signal
in principle can be sampled at 1 GHz (with a correspond-
ing front-end bandwidth of 500 MHz) and processed in
parallel using 20 channels, each with a 50-MHz clock, to
provide a continuous coherent reference, even if the sig-
nal's Doppler profile spans the full 500-MHz bandwidth.
The new architectures presented in this article, referred to
as parallel DPLL (PDPLL), employ multirate digital filter
banks (DFB's) to process the signal. There are many pos-
sible approaches [1-3] for designing DPLL's for CW tones.
A discussion of the approaches and the merits of each ap-
proach is beyond the scope of this article. Here, the appli-
cation of DFB to the DPLL is studied. In Section II, the
DPLL is briefly described, and in Section III, the PDPLL
is introduced and discussed. The simulation results and
the realization of a particular PDPLL are outlined in Sec-
tion IV. The design methodology and the characterisitics
of the DFB are outlined in the Appendix. The discussion
begins with a brief background of DPLL theory.
II. DPLL Operation
A general DPPL block diagram is depicted in Fig. 2.
The received signal r(t) is assumed to be a single tone
embedded in noise, i.e.,
r(t) = 2Pcsin(O¢(t)) + n(t) (1)
where
Pc = the carrier power in watts (W)
Oc(t) = wet + Oe is the total carrier phase in radians
n(t) = the additive white Gaussian noise (AWGN) pro-
cess with two-sided power spectral density, No 2
W/tlz
The received signal is first band-limited by an anti-aliasing
filter, then bandpass sampled to form the DPLL input.
The sampled input, r(nT,) in Fig. 2, is given as (the time
between samples Ts is omitted in the following equations
to allow a simpler notation)
r(n) = 2Pcsin(Oc(n)) + nbp(n) (2)
where the discrete-time bandpass noise process is given by
nbp(n) = V_nc(n) cos(O¢(n)) - ,v_ns(n ) sin(Oc(n)) (3)
and no(n) and ns(n) are statistically independent, band-
limited, with a two-sided bandwidth of 2Bn Hz and a two-
sided power spectral density level of No/2 W/ttz.
The DPLL error signal is obtained by mixing r(n) with
cos(Oc(n)) and then lowpass filtering the mixer output to
simultaneously retain the resulting de term and suppress
the double frequency term. The term Oc(n) is an estimate
of the incoming carrier phase Oc(n). Assuming an ideal
lowpass filter and N = 1, the input to the loop filter in
Fig. 3 is given as
[_¢(n)= P-_sin(Co(n))
+ nc(n)cos(¢c(n)) - n,(n)sin(¢c(n)) (4)
102
where Co(n) - O¢(n)- _c(n) is the actual total phase
error to be estimated. The loop filter output, ](n), is used
to update the incoming carrier phase estimate, as follows
(assuming N = 1 in Fig. 3):
Oo(n + 1) = Oo(n) + (5)
The loop filter transfer function for a third-order loop is
given by
F(z)=Gx+ 2_-1+G3 _-1 (6)
rd rd 2 krd z
where Gl - 2rTu' G2- 2rTu' Ga - 2xT=' and
d = 4BLT.(r- k) (7)
r(r - k + 1)
The parameter Br. in Eq. (7) denotes the design or equiv-
alent one-sided analog loop bandwidth in hertz, T_ = NTo
is the loop update interval, r is typically 2 or 4 and is equal
to 4_ where _ is the analog damping ratio and k is a loop
gain parameter for a third-order loop with typical values
ranging from 1/4 to 1/2. The actual loop bandwidth, B_,
might be larger than BL, depending on the product Bt.Tu.
Generally for BLT_ < 0.05, the actual loop bandwidth is
very close to the analog loop bandwidth BL.
The tracking performance of the DPLL is well known
[1] to be related to the loop bandwidth and carrier-to-noise
density ratio as follows:
NoBL
a_c-- Pc (S)
where a_ is the variance of the phase error Ce(n) =
O,(n) - O,(n).
The DPLL described in this section requires that the
analog-to-digital (A/D) output r(n) be downconverted
and filtered at the sampling rate. Hence, with the excep-
tion of the loop filter, which can be implemented at the
lower update rate, all the DPLL components must operate
at the higher sampling rate. This is undesirable because
the implementation cost of post-sampling operations, such
as downconversion and filtering, limit the A/D conversion
rate, and consequently, the Nyquist bandwidth. One way
to circumvent this problem is by introducing a multirate
DFB between the AID and DPLL. As shown in the next
section, a DPLL together with a DFB, or PDPLL, can
track a signal over the Nyquist band but with a DPLL
that operates at a much lower rate than the conventional
DPLL described in this section.
III. Multirate DFB Implementation of DPLL
Multirate DFB's have been studied extensively in the
past [4,5]. Let H(z) denote the transfer function of an
arbitrary digital filter, i.e.,
g(z) = _ z-khk (9)
where {... h2, h-t, h0, hx, h2...} is the impulse response of
the filter. It is possible to represent H(z) in terms of its
M-component polyphase form
M-I
H(z) = Z z-kEk(zM) (10)
k=0
where the coefficients
ek(n) = h(nM+ k), V 0 < k <M- 1 (11)
and Ek(z) is the z-transform of e_(n) and is called the kth
polyphase component of H(z). The expansion in Eq. (10)
is simply the decomposition of {h(n)} into M-subsequence
ek(n). For example, by grouping the impulse response
coefficients h(n) into even- and odd-numbered samples,
i.e., co(n) = h(2n) and el(n) = h(2n + 1), the transfer
function H(z) may be represented as
H(z) = Eo(?) + z-lEl(?) (12)
where
cX_
Eo(z)= Z h(2n)z-n (13a)
and
t_o
E,(z) = Z h(2n + 1)z -'_ (13b)
An important property of this representation is that if the
filter is followed by a decimation operation, then the fil-
tering operation and the decimation can be commuted.
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This property, known as the Noble identity, is depicted in
Fig. 4. With the application of the Noble identity to the
polyphase representation of Eq. (10), the filter It(z) can
be redrawn, as shown in Fig. 5. This representation is also
referred to as the blocked version of the prototype filter
H(z). The key advantage of using the model shown in
Fig. 5(b) is that the processing rate in each filter bank is a
factor of M slower than the sampling clock. The polyphase
representation results in an efficient rearrangement of the
computations of the filtering operation. This effectively
distributes the computations into a set of parallel filter
banks operating at a lower speed. This, in turn, reduces
the speed constraints on the digital signal processing hard-
ware, thereby enabling it to process samples at a rate much
lower than the sampling rate.
In application to a DPLL, as shown in Fig. 2, a full
band filter G(z) is inserted at the output of the A/D be-
fore the input to the mixer, as depicted in Fig. 6(a). For all
practical purposes, the insertion of this digital filter does
not alter the performance of the loop as it is a bandpass
filter, with a bandwidth identical to that of the bandpass
filter prior to the A/D conversion in Fig. 2. Consider de-
composing the filter G(z) into M sub-band parallel filters,
Go(z), Gl(z),..., GM-I(z), where Gi(z) is a bandpass
filter that passes a portion of the spectrum, as shown in
Fig. 6(b). Since the input to the DPLL is a CW tone,
it occupies a single filter at any given time and, therefore,
only the output of that specific filter needs to be processed
by the DPLL. In this case, the adder can be replaced by
a multiplexer, which only passes the output of the appro-
priate filter to the DPLL. These filters are implemented at
the sampling rate and the DPLL is operating (mixing and
phase estimating) also at the sampling rate. Note that
since each sub-band filter Gi(z) has a bandwidth equal
to 1/M of the bandwidth of G(z), the output rate of the
sub-band filters can therefore be decimated by a factor M
while still satisfying the bandpass sampling theorem [6].
In this case, the DPLL can thus operate at 1/M of the
sampling rate without any loss of information, as depicted
in Fig. 6(c). Each branch now consists of a bandpass filter
followed by a decimator. Each filter can be decomposed in
terms of its polyphase components, as given by Eq. (10), i.e.,
M-1
= F_,
k----0
(14)
and since the filter is followed by a decimation, the Noble
identity can be invoked to commute the filtering and the
decimation, resulting in the structure shown in Fig. 6(d).
Only one sub-band filter has been decomposed in the fig-
ure, even though all filters should be decomposed in any
practical implementation to allow for a lower processing
rate. The combination of the filter banks, their respective
polyphase decomposition, the multiplexer, and the lower
rate DPLL is referred to as the PDPLL. As can be seen
from Fig. 6, the PDPLL processes the samples at a sig-
nificantly reduced rate (depending on M) while still being
able to track a signal spanning the full input bandwidth
(which is at most half the sampling rate).
When the signal frequency at the DFB input changes
due to spacecraft acceleration or jerk, the signal could pass
from one filter to the next. In this case, the output of
the filter with a signal present in its passband is mul-
tiplexed and used to drive the DPLL. Formally, denote
the total DFB bandwidth as ft. Let fl = [Fx, F:] and let
M-1
Ii = [F_,F_] such that fl -- U Ii where the passband
i=O
of the ith filter corresponds to the interval It. Further-
more, assume that a uniform filter bank is employed, i.e.,
Fiu -Fit = Fa - F1/M -" AF, Vi. Note that I0 -" [F1, F_]
and IM-, = [F__ 1, F2]. In order to properly select the
output of the filter bank, let m denote the ruth filter whose
output is tuned to the received signal. By monitoring the
estimated instantaneous frequency of the numerically con-
trolled oscillator (NCO), the multiplexing control opera-
tion becomes simply that of selecting the appropriate filter
within the bank where the signal lies. Denoting the instan-
taneous frequency /IF as the output from the NCO, the
ruth filter is found to be
m:]IFeIm and me[O, M-I] (15)
The algorithm for selecting the proper filter is also shown
in the flowchart of Fig. 7. The IF estimate, ]tF, of the
input signal is found by adding the output of the loop filter
to the nominal frequency of the NCO, i.e, fIF = fNCO + f.
The multiplexer position is then set to the ruth filter in the
DFB according to Eq. (15). The control logic can be added
as shown in Fig. 6(d) to provide the control signal for the
multiplexer. A more elaborate algorithm can be used to
control the multiplexer by taking into account the states
of the loop filter, which are related to the Doppler rate
and its derivatives.
For the PDPLL application, the DFB's in Fig. 6(d) are
required to have a constant group delay and continuous
phase as a function of frequency. These requirements be-
come critical when the incoming tone is likely to span more
than one filter due to a time-varying Doppler characteris-
tic. In this case, DFB's with a constant group delay and
continuous phase would not introduce a phase jump to the
DPLL input when the multiplexer selects a different filter
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output. DFB'swithoutthesepropertieswouldintroduce
aphasejump thatwouldcausetheDPLLto temporarily
looselock.
In the following section, an example of five filter banks
is considered, and simulations are performed to verify both
the steady-state and the transient behavior of the PDPLL.
IV. Example of PDPLL and Simulation
Results
The tracking and acquisition performance of the DPLL
and the PDPLL is characterized by simulation. The
DPLL simulation is based on the block diagram shown in
Fig. 6(a), and PDPLL simulation is based on Fig. 6(d) with
M = 5. The DFB's used in the simulation are described
in the Appendix. The passband and center frequen-
cies, normalized by the sampling rate, are summarized in
Table A-1. The "cross-over frequency," the frequency at
which the DFB output is selected to be from a different
filter, is also shown in Table A-1. The multiplexing algo-
rithm in the simulation is the same as that described in
Section III,
The theoretical tracking variance of the DPLL [Eq. (8)
in Section II] versus the tracking variance of the PDPLL
obtained via simulation is shown in Fig. 8. The input to
the DFB is a 10-KHz sine wave sampled at 40 kHz, the
DFB output is decimated by 5 so that the input to the loop
is a 2-kHz sine wave. Consequently, the loop was simulated
to be in lock by operating the loop NCO at a frequency
of 2 kHz. The loop bandwidth was kept constant at 100
Hz and the simulated loop SNR's of 10, 20, and 30 dB
were obtained by generating noisy sine waves with Pc/No
values of 30, 40, and 50 dB, respectively. The simulations
were performed for IO0/BL or 1 sec and are seen to agree
very well with theory.
The remaining figures (Figs. 9, 10, and 11), which show
the acquisition performance of the PDPLL and DPLL in
the absence of noise, indicate that both loops have iden-
tical transient responses. In the results that follow, the
curves for the PDPLL case are deliberately offset to dif-
ferentiate them from the DPLL curves. Figure 9(a) de-
picts the transient phase error response to a 0.l-tad phase
step when the input to the DFB is a 10-kIIz sine wave.
Clearly, both cases have the same transient response to a
phase step. The next figure, Fig. 9(b), depicts the tran-
sient behavior when the frequency error is 10 Hz and the
phase error is 0.1 rad. IIere, the A/D output is a 10.010-
kHz sine wave. Once again, the two cases are seen to be
identical. The acquisition performance when the input sig-
nal frequency is linearly changing at a rate of 200 Hz/sec
is shown in Fig. 10(a). In this case, the initial signal fre-
quency was set to 10.5 kHz and the simulation was run for
1.25 sec at a sampling rate of 40 kHz. From Table A-l,
with the sampling rate of 40 KHz, it is seen that the signal
passes from G3(z) to G4(z) during the simulation. Fig-
ure 10(b) shows the filter selected by the multiplexer ver-
sus the frequency of the incoming signal. As expected, the
multiplexer selects G3(z) when the input signal frequency
is lower than 10.625 kHz (the cross-over frequency), and
it selects G4(z) when the signal frequency is higher than
10.625 kHz. Note from Fig. 10 that the loop does not
lose lock when the multiplexer changes its output. That
is, there are no transients in the phase error response at
t = 0.625 see, the time when the multiplexer changes its
position.
The frequency and phase error responses when the in-
put signal frequency is changing at a rate of 5145 Hz/sec 2
[as depicted in Fig. ll(a)] are shown in Figs. ll(b) and
ll(c). In this case, the initial signal frequency was set
to 10.425 kttz and the simulation was run for 1' sec.
The frequency was kept constant for the first 0.5 sec
of the simulation, after which it changed according to
(5145 Hz/sec2)(t - 0.5)2/2 [see Fig. ll(a)], where t is the
actual simulation time. Hence, the signal frequency at the
end of the simulation is the initial frequency 10.425 kHz
plus 5145 (0.52/2) or 11.068 kttz. Once again the signal
crosses over from G3(z) to G4(z), and the multiplexer, as
shown in Fig. ll(d), selects the proper filter output. The
steady-state phase error in Fig. ll(c) for these dynamics
and loop bandwidth matches the theoretical steady-state
error of 0.235 rad [2].
V. Conclusion
It is concluded that the PDPLL provides a viable so-
lution to fabricating low-cost wideband DPLL's. By em-
ploying multirate digital filters, it is possible to use a much
lower processing rate than the sampling rate. Various in-
put signals with different Doppler profiles were used to
demonstrate the utility of the PDPLL. The simulation
results indicate that the tracking and acquisition perfor-
mance of the PDPLL is essentially equivalent to that of the
conventional PLL. In order to establish the dynamic range
of the tracking loop with the multirate DFB, the simula-
tion was performed with a frequency ramp of 200 Itz/sec,
and in the presence of very high dynamics, namely a jerk
of 5145 tlz/sec _. The steady-state phase error in each case
agreed with the theoretically predicted steady-state phase
error.
105
References
[1] W. C. Lindsey and C. M. Chie, "A Survey of Digital Phase Locked Loops," IEEE
Proceeding, vol. 69, no. 4, pp. 410-431, April 1981.
[2] S. Aguire and W. Hurd, "Design and Performance of Sampled Data Loops
for Carrier and Subcarrier Tracking," TDA Progress Report _2-79, vol. July-
September 1984, pp. 81-85, Jet Propulsion Laboratory, Pasadena, California,
November 15, 1984.
[3] S. Aguire, "A Comparison of Methods for DPLL Loop Filter Design," TDA
Progress Report _-87, vol. July-September, 1986, pp. 114-124, Jet Propulsion
Laboratory, Pasadena, California, August 15, 1986.
[4] P. P. Vaidyanathan,"Multirate Digital Filters, Filter Banks, Polyphase Networks,
and Applications," IEEE Proceedings, vol. 78, no. 1, pp. 56-93, January 1990.
[5] R. E. Crochiere and L. R. Rabiner, Multirate Digital Signal Processing, Eagle-
wood Clifs, New Jersey: Prentice Hall, 1986.
[6] R. Sadr and M. Shahshahani, "On Sampling Band-Pass Signals," TDA Progress
Report _2-96, vol. October-December 1988, pp. 14-20, Jet Propulsion Labora-
tory, Pasadena, California, February 15, 1985.
106
Table 1. Survey of high-speed signal processing hardware (December 1991).
Technology Device Speed Company Power, W
Acoustic charged FIR 360 MHz Electronic Design, Inc. 6
transport
Bipolar GaAs Arithmetic 250 MHz Texas Instruments 1.5
logic unit
Emitter-coupled 316-NC0 1.4 GHz Plessy 5
logic (ECL)
GaAs lO-bit dlgital-to- 1 GHz ITT Avionics 5
analog converter
Enhanced depletion Logic gates 1 GHz Harris -_
mode GaAs
ECL 8-bit analog- 500 MSPS b Tektronics 5
to-digital converter
Surface acoustic Voltage-controlled 100 MHz Ericsson Fatme 1
wave oscillator (VCO)
High-electron Logic gates 40 GHz (See footnote c) -
mobility transistor at 77 K
GaAs 4 K × 4 RAM 200 MHz Mitsubishi Electric 2
GaAs ROM 650 MHz Gigabit Logic 4
Heterojunction bipolar VCO-divider 12 GHz TRW -
transistors
a 50 times less than ECL.
b Millions of samples per second.
c Six Japanese manufacturing companies, including Fujitsu and Mitsubishi, among others.
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Fig, 4. Noble identity for multirate systems: (a) decimation and
(b) interpolation.
(a)
(b)
I 1
DIGITAL FILTER BANK
:_ _r"-k
-\
J
._i
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Fig. 11. PDPLL and DPLL simulation results for a jerk of 5145 Hz/sec2: (a) input Doppler profile versus time; (b) phase-error versus
time; (c) frequency error versus time; and (d) multiplex control signal as a function of frequency.
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Appendix
Typically, the bandpass filters in a uniform DFB are
obtained by frequency shifting the response of a low-pass
prototype filter. Suppose that the prototype filter is an
N+ 1 tap low-pass finite impulse response (FIR) filter with
a passband in the frequency interval [0, w_] rad, where the
U
upper passband cut-off frequency, wp, is given as
27r F_ (A-l)
top fs
where, using the same notation as in Section III, Fx is the
lower passband cutoff frequency of the DFB and AF is the
length of the sub-bands.
As noted in the main text, the filters of the DFB should
have continuous phase as a function of frequency. That is,
the phase angle of Gi(w) and Gi+l(w) must be a multiple
of 2_r, i.e.,
gGi(to) - /Gi+l(W) : 2kTr Vw EIi fq Ii+l (A-5)
The parameters F_ and f, are the analog cut-off frequency
of the prototype filter and the sampling frequency, respec-
tively, in hertz. The prototype filter transfer function,
Hp(w), is represented as
Substituting for the angles in Eq. (A-5) yields
= 2 k 7r, V w EIi fq Ii+l (A-6)
Hp(w) = IHp(a,)le -s'_N/2 (A-2) Using Eqs. (A-4) and (A-6), the following constraintmust be satisfied when designing a phase continuous
DFB
where IHp(w)[ is the magnitude response and -wN/2 is
the phase response of Hp(w). The ith filter of a uniform
DFB is obtained by multiplying the prototype filter im-
pulse response, hp(n), by 2 cos(winT,). Hence, the transfer
function of the ith filter is given as
Gi(w) = H_,(w - wl) + Hp(w + w,) (A-3)
The center frequency of the ith filter was chosen for
simulation purposes according to
AF.
wl = Fl + -i- ' (A-4)
Af N 2kTr (A-7)
4
The prototype filter, Hl,(w ), used in the simulations is
shown in Fig. A-l(a). The digital cut-off frequency for this
filter, w_, is equal to 0.03125 tad, and the parameter N is
256. The DFB was arbitrarily chosen to have five filters,
which are shown in Fig. A-l(b) and summarized in Table 2.
These filters have continuous phase because their center
frequency separation (wi+l +wi)/2 = (0.03125)2_r x N/2 =
128 satisfies the constraint expressed in Eq. (A-6). The
frequency response of the polyphase components of G4(z)
is shown in Fig. A-2. The polyphase decomposition was
obtained by applying Eq. (14) with M = 5 to the transfer
function of G4(z).
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Table A-1. The normalized center frequency, passband, and
crossover frequency of the simulated DFB's.
Crossover frequency,
Filter wi, rad Passband, rad
rad
Go(z) 0.1875 [0.15625, 0.21875) 0.203125
GI (z) 0.21875 [0.18755, 0.25) 0.234375
G_(z) 0.25 [0.21875, 0.28125) 0.265625
G3(z) 0.28125 [0.25, 0.3125) 0.296875
G4 (z) 0.3125 [0.28125, 0.34375)
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Fig. A-2. Magnitude and phase response of the polyphase
components of G4(z).
Fig. A-1. Magnitude and phase response as a function of the
digital frequency for (a) the prototype filter and (b) the simulated
DF'B'I.
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